Amanote Research
Register
Sign In
FPGA-based Acceleration of CHARMM-potential Minimization
doi 10.1145/1646461.1646462
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2009
Authors
Bharat Sukhwani
Martin C. Herbordt
Publisher
ACM Press
Related search
Portable and Scalable FPGA-based Acceleration of a Direct Linear System Solver
ACM Transactions on Reconfigurable Technology and Systems
Computer Science
FPGA Acceleration of the Phylogenetic Parsimony Kernel?
FPGA Based Hardware Acceleration of a BRIEF Correlator Module for a Monocular SLAM Application
An FPGA-based Architecture for Embedded Systems Performance Acceleration Applied to Optimum-Path Forest Classifier
Microprocessors and Microsystems
Computer Networks
Hardware
Communications
Architecture
Artificial Intelligence
Software
Hardware Acceleration of Hamming Code: Design of Runtime Reconfigurable FPGA Prototype
International Journal of Computer Applications
A Framework for Dynamically-Loaded Hardware Library (HLL) in FPGA Acceleration
A Comparative Study of Sorting Algorithms With FPGA Acceleration by High Level Synthesis
Computacion y Sistemas
Computer Science
FPGA-based Rectification of Stereo Images
High Performance 3-Dimensional Heterogeneous Tree-Based FPGA Architectures (HT-FPGA)
