Area Efficient SR Flip-Flop Designed Using 90nm CMOS Technology

International Journal of Advanced Technology and Engineering Exploration
doi 10.19101/ijatee.2018.545002
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Association of Computer, Communication and Education for National Triumph Social and Welfare Society (ACCENTS)

Related search

A Low Power, High Speed 18-Transitor True Single-Phase Clocking D Flip- Flop Design in 90nm Cmos Technology

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

"Flip Flop" Sandals.

BMJ
1967English

Review Paper on Power Efficient Hybrid D-Flip Flop

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
2013English

Efficient Explicit Pulsed Double Edge Triggered Flip-Flop by Using Dependency on Data

IOSR Journal of Electronics and Communication Engineering
2012English

Design a 10-Bit 100MHz Pipelined ADC Using RB-OTA in 90nm CMOS Technology

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2012English

Area Efficient Full Subtractor Based on Static 125nm CMOS Technology

International Journal of Trend in Scientific Research and Development
2018English

Flip-Flop Chaining Architecture for Power-Efficient Scan During Test Application

2005English

Bilayer Defects Facilitate DPPC Flip-Flop

Biophysical Journal
Biophysics
2017English

Power Efficient Design of Semi-Dynamic Master-Slave Single-EdgeTriggered Flip-Flop

International Journal on Electrical Engineering and Informatics
Engineering
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy