A Design Methodology and Various Performance and Fabrication Metrics Evaluation of 3D Network-On-Chip With Multiplexed Through-Silicon Vias

Microprocessors and Microsystems - Netherlands
doi 10.1016/j.micpro.2016.01.011
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Elsevier BV

Related search

Timing-Error-Tolerant Network-On-Chip Design Methodology

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2007English

Performance Evaluation of CDMA Router for Network-On-Chip

International Journal of VLSI Design & Communication Systems
2012English

Exploration of Various Performance Metrics for Evaluation and Assessment of School Teachers Performance

International Journal of Computer Applications
2019English

Design, Fabrication and Performance Evaluation of Beans Dehuller

Journal of Science and Technology (Ghana)
2005English

Design, Fabrication and Performance Evaluation of Melon Shelling Machine

International Journal of Research in Engineering and Technology
2015English

Postbond Test of Through-Silicon Vias With Resistive Open Defects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2019English

Ultrafast Multiplexed-Allergen Detection Through Advanced Fluidic Design and Monolithic Interferometric Silicon Chips

English

High Performance and Power Efficient On-Chip Network Designs Through Multiple Injection Ports

English

An Evaluation of an Integrated on-Chip/Off-Chip Network for High-Performance Reconfigurable Computing

International Journal of Reconfigurable Computing
HardwareArchitecture
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy