A Study of a Data Retention Characteristic for Various Schemes of Gate Oxide Formation in Sub-50-Nm Saddle-Fin Transistor DRAM Technology

doi 10.7567/ssdm.2010.e-1-3
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Japan Society of Applied Physics


Related search