Power – Performance Optimization for Custom Digital Circuits

Lecture Notes in Computer Science - Germany
doi 10.1007/11556930_42
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Berlin Heidelberg

Related search

Memory, Area and Power Optimization of Digital Circuits

International Journal of Engineering Research and
2017English

Digital Design and Parameters Optimization for Plasmonic Circuits

EPJ Web of Conferences
AstronomyPhysics
2019English

Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques

Journal of Engineering Research
Engineering
2017English

Implementation of Low Power Test Pattern Generator for Digital Integrated Circuits

International Journal of Hybrid Information Technology
Computer Science
2016English

Solving Optimization Problems When Designing Power Supply Circuits

E3S Web of Conferences
EarthEnergyPlanetary SciencesEnvironmental Science
2019English

All-Digital Circuits for Measurement of Spatial Variation in Digital Circuits

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2010English

ALE - A Custom Layout Methodology for Bipolar Integrated Circuits.

English

A Timing Macro Model for Performance Optimization of CMOS Logic Circuits.

English

Analysis and Optimization of Ground Bounce in Digital CMOS Circuits

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy