Amanote Research
Register
Sign In
Memory, Area and Power Optimization of Digital Circuits
International Journal of Engineering Research and
doi 10.17577/ijertv6is020057
Full Text
Open PDF
Abstract
Available in
full text
Date
February 4, 2017
Authors
Unknown
Publisher
ESRSA Publications Pvt. Ltd.
Related search
Power – Performance Optimization for Custom Digital Circuits
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Digital Design and Parameters Optimization for Plasmonic Circuits
EPJ Web of Conferences
Astronomy
Physics
Analysis and Optimization of Ground Bounce in Digital CMOS Circuits
High-Level Area and Power Estimation for VLSI Circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Solving Optimization Problems When Designing Power Supply Circuits
E3S Web of Conferences
Earth
Energy
Planetary Sciences
Environmental Science
Optimization of a Power Mosfet and Its Monolithically Integrated Self-Powering Circuits
International Journal of Applied Electromagnetics and Mechanics
Mechanics of Materials
Electronic Engineering
Condensed Matter Physics
Mechanical Engineering
Optical
Electrical
Magnetic Materials
Electronic
Implementation of Low Power Test Pattern Generator for Digital Integrated Circuits
International Journal of Hybrid Information Technology
Computer Science
Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques
Journal of Engineering Research
Engineering
Power and Area Optimization for Multiple Restricted Multiplication
