Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques

Journal of Engineering Research - Oman
doi 10.24200/tjer.vol14iss1pp74-84
Full Text
Abstract

Available in full text

Categories
Engineering
Date
Authors
Publisher

SciTech Solutions

Related search

An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits

International Journal of Computer Applications
2014English

Leakage Current Reduction Using Subthreshold Source-Coupled Logic

IEEE Transactions on Circuits and Systems II: Express Briefs
Electronic EngineeringElectrical
2009English

Design Techniques for Gate-Leakage Reduction in CMOS Circuits

English

Analysis of Leakage Power Reduction Techniques for Low Power VLSI Design

International Journal of Computer Applications
2013English

Comparison of Model Order Reduction Techniques for Digital Predistortion of Power Amplifiers

2016English

Gate Leakage Reduction by Clocked Power Supply of Adiabatic Logic Circuits

Advances in Radio Science
2005English

Power – Performance Optimization for Custom Digital Circuits

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2005English

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

Power-Supply Circuits for Ultralow-Power Subthreshold MOS-LSIs

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy