Amanote Research
Register
Sign In
Analysis and Optimization of Ground Bounce in Digital CMOS Circuits
doi 10.1109/iccd.2000.878277
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
P. Heydari
M. Pedram
Publisher
IEEE Comput. Soc
Related search
Investigation of Intermittent Resistive Faults in Digital CMOS Circuits
Journal of Circuits, Systems and Computers
Hardware
Electronic Engineering
Electrical
Architecture
Clock Tree Optimization in Synchronous CMOS Digital Circuits for Substrate Noise Reduction Using Folding of Supply Current Transients
Proceedings - Design Automation Conference
Control
Systems Engineering
Electronic Engineering
Simulation
Hardware
Computer Science Applications
Electrical
Architecture
Modeling
Memory, Area and Power Optimization of Digital Circuits
International Journal of Engineering Research and
Digital Design and Parameters Optimization for Plasmonic Circuits
EPJ Web of Conferences
Astronomy
Physics
Power – Performance Optimization for Custom Digital Circuits
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
A Timing Macro Model for Performance Optimization of CMOS Logic Circuits.
Optimization for the Locations of Decoupling Capacitors in Suppressing the Ground Bounce by Genetic Algorithm
PIERS Online
Performance Analysis of High Speed Domino CMOS Logic Circuits
International Journal of Computer Applications
An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits
International Journal of Computer Applications
