(PDF) Increasing Static Noise Margin of Single-Bit-Line

Increasing Static Noise Margin of Single-Bit-Line SRAM by Lowering Bit-Line Voltage During Reading

doi 10.1109/mwscas.2011.6026600

Full Text

Abstract

Available in full text

Date

August 1, 2011

Authors

Hirotsugu Suzuki

Shin'ichiro Mutoh

Masayuki Miyama

Publisher

IEEE

Related search

Design of Low Power SRAM Using Hierarchical Divided Bit-Line Approach in 180-Nm Technology

International Journal of Engineering Research and

English

Bit by Bit

Against the Grain

English

Clock-Biased Local Bit Line for High Performance Register Files

Electronics Letters

Electronic Engineering

English

Design of a Ku Band Six Bit Phase Shifter Using Periodically Loaded-Line and Switched-Line With Loaded-Line

Progress In Electromagnetics Research

English

A Single-Chip SC Line Equalizer System for Full Duplex Multi-Bit Rate Digital Transmission

English

Reducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit-Line Segmentation

English

Power and Area Efficient Sub-Threshold 6T SRAM With Horizontal Local Bit-Lines and Bit-Interleaving

English

Bit by Bit/Edi & the X12 Format

Against the Grain

English

8 Bit Single Cycle Processor

INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING & TECHNOLOGY

English