Power and Area Efficient Sub-Threshold 6T SRAM With Horizontal Local Bit-Lines and Bit-Interleaving

doi 10.22215/etd/2015-10700
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy