Power and Area Efficient Sub-Threshold 6T SRAM With Horizontal Local Bit-Lines and Bit-Interleaving

doi 10.22215/etd/2015-10700
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University

Related search

Low Power and High Speed 13T SRAM Cell With Bit-Interleaving Capability

International Journal of Computer Applications
2016English

Stability Analysis of Sub-Threshold 6T SRAM Cell at 45 Nm for IoT Application

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Design and Implementation of Power and Area Efficient 3-Bit Flash ADC Using GDI Technique

International Journal of Computer Applications
2018English

Low-Power Charge-Sharing ROM Using Dummy Bit Lines

Electronics Letters
Electronic EngineeringElectrical
2003English

Increasing Static Noise Margin of Single-Bit-Line SRAM by Lowering Bit-Line Voltage During Reading

2011English

Design of Low Power SRAM Using Hierarchical Divided Bit-Line Approach in 180-Nm Technology

International Journal of Engineering Research and
2016English

Bit by Bit

Against the Grain
2013English

Design and Analysis of a Novel Ultra-Low Power SRAM Bit-Cell at 45nm CMOS Technology for Bio-Medical Implants

International Journal of Computer Applications
2015English

Delay Efficient 128-Bit Ladner-Fischer Adder

International Journal of Electronics, Communication & Instrumentation Engineering Research and Development
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy