Design and Simulation of a Low Power Viterbi Decoder Using Constraint Length Nine

International Journal of Computer Applications
doi 10.5120/14550-2638
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

An Efficient Low Power Viterbi Decoder Design Using T-Algorithm

International Journal of Computer Applications
2013English

High Speed Low-Power Viterbi Decoder Using Trellis Code Modulation

International Journal of Computing Algorithm
2016English

Design of Asynchronous Viterbi Decoder Using Pipeline Architecture

International Journal for Research in Applied Science and Engineering Technology
2018English

Low Power Mix Logic Design Using Line Decoder: A Review

International Journal of Trend in Scientific Research and Development
2018English

The Design of Efficient Viterbi Decoder and Realization by FPGA

Modern Applied Science
2012English

Design Considerations of a Low-Complexity, Low-Power Integer Turbo Decoder

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2002English

Implementation of Reduced Memory Viterbi Decoder Using Verilog HDL

IOSR Journal of Electronics and Communication Engineering
2013English

H.264 Decoder Design Using Verilog (With Simulation Results)

International Journal of Computer Applications
2010English

A Fast Variable-Length Decoder Using Plane Separation

IEEE Transactions on Circuits and Systems for Video Technology
Electronic EngineeringMedia TechnologyElectrical
2000English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy