Low Power Mix Logic Design Using Line Decoder: A Review

International Journal of Trend in Scientific Research and Development

doi 10.31142/ijtsrd14146

Full Text

Abstract

Available in

Date

Authors

Publisher

South Asia Management Association

Related search

An Efficient Low Power Viterbi Decoder Design Using T-Algorithm

International Journal of Computer Applications
2013English

Design and Simulation of a Low Power Viterbi Decoder Using Constraint Length Nine

International Journal of Computer Applications
2013English

Design Considerations of a Low-Complexity, Low-Power Integer Turbo Decoder

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2002English

High Speed Low-Power Viterbi Decoder Using Trellis Code Modulation

International Journal of Computing Algorithm
2016English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

Design of Low Power Barrel Shifter and Rotator Using Two Phase Clocked Adiabatic Static Cmos Logic

International Journal of Research in Engineering and Technology
2014English

Low-Power Design of Adiabatic Dynamic CMOS Logic Using Parasitic Capacitance of 0.18μm Standard CMOS Model

2017English

Design of Low Power SRAM Using Hierarchical Divided Bit-Line Approach in 180-Nm Technology

International Journal of Engineering Research and
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy