Amanote Research
Register
Sign In
Reliable Cache Design With Detection of Gate Oxide Breakdown Using BIST
doi 10.1109/iccd.2009.5413131
Full Text
Open PDF
Abstract
Available in
full text
Date
October 1, 2009
Authors
Fahad Ahmed
Linda Milor
Publisher
IEEE
Related search
Correlation Between Hot Carrier Stress, Oxide Breakdown and Gate Leakage Current for Monitoring Plasma Processing Induced Damage on Gate Oxide
Design of Cache Memory With Cache Controller for Low Power
Efficient Cache Architectures for Reliable Hybrid Voltage Operation Using EDC Codes
Soft Breakdown of Hafnium Oxynitride Gate Dielectrics
Journal of Applied Physics
Astronomy
Physics
Design Multipurpose Circuits With Minimum Garbage Outputs Using CMVMIN Gate
Chinese Journal of Engineering
Engineering
Chemical Engineering
Design of Booth Multiplier Using Double Gate MOSFET
International Journal of Computer Applications
Design and Implementation of UART With DFT-BIST for Data Communication
International Journal for Research in Applied Science and Engineering Technology
Evidence of Hole Direct Tunneling Through Ultrathin Gate Oxide Using P/Sup +/ Poly-SiGe Gate
IEEE Electron Device Letters
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Energy-Efficient Cache Design Using Variable-Strength Error-Correcting Codes
ACM SIGARCH Computer Architecture News
