Transistor Sizing of Logic Gates to Maximize Input Delay Variability
Journal of Low Power Electronics - United States
doi 10.1166/jolpe.2006.014
Full Text
Open PDFAbstract
Available in full text
Date
April 1, 2006
Authors
Publisher
American Scientific Publishers