Designing Faster CMOS Subthreshold Circuits Using Transistor Sizing and Paralled Transistor Stacks

doi 10.22215/etd/2012-06857
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University

Related search

Subthreshold CMOS Logic Design Using Parallel Transistor Stacks

English

Optimizing CMOS Circuits for Low Power Using Transistor Reordering

English

CMOS-based Carbon Nanotube Pass-Transistor Logic Integrated Circuits

Nature Communications
AstronomyGeneticsMolecular BiologyBiochemistryChemistryPhysics
2012English

Transistor Sizing for Radiation Hardening

English

Designing Faster CMOS Sub-Threshold Circuits Utilizing Channel Length Manipulation

English

Design of Reliable and Efficient Flip-Flops for Subthreshold Operation Using Multi-Threshold MOSFETs and Transistor Sizing Technique

English

Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits

VLSI Design
Electronic EngineeringComputer GraphicsHardwareElectricalArchitectureComputer-Aided Design
2010English

Designing a Micro-Mechanical Transistor

1999English

Delay Analysis of Half Subtractor Using CMOS and Pass Transistor Logic

International Journal of Computer Applications
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy