Amanote Research
Register
Sign In
COFFE: Fully-Automated Transistor Sizing for FPGAs
doi 10.1109/fpt.2013.6718327
Full Text
Open PDF
Abstract
Available in
full text
Date
December 1, 2013
Authors
Charles Chiasson
Vaughn Betz
Publisher
IEEE
Related search
Transistor Sizing for Radiation Hardening
Gate Level Transistor Sizing by Nonlinear Optimization.
Designing Faster CMOS Subthreshold Circuits Using Transistor Sizing and Paralled Transistor Stacks
Fully Automated Beamline Control System for XAS Beamlines
Journal of Synchrotron Radiation
High Energy Physics
Instrumentation
Radiation
Nuclear
Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits
VLSI Design
Electronic Engineering
Computer Graphics
Hardware
Electrical
Architecture
Computer-Aided Design
Fully Automated System for Air Velocity Profile Measurement
Archive of Mechanical Engineering
Mechanics of Materials
Mechanical Engineering
Transistor Sizing of Logic Gates to Maximize Input Delay Variability
Journal of Low Power Electronics
Electronic Engineering
Electrical
Fully Automated Deep Learning System for Bone Age Assessment
Journal of Digital Imaging
Nuclear Medicine
Radiology
Ultrasound Technology
Radiological
Computer Science Applications
Imaging
A Modularized Program for a Fully Automated Image Acquisition
Microscopy and Microanalysis
Instrumentation
