My-Box Representation for Faulty CMOS Circuits

IEE Proceedings G Circuits, Devices and Systems

doi 10.1049/ip-g-2.1990.0034

Full Text

Abstract

Available in

Date

Authors

Publisher

Institution of Engineering and Technology (IET)

Related search

Technology Mapping Algorithms for CMOS Dynamic Logic Circuits.

English

Monolithic Transformers for High Frequency Bulk CMOS Circuits

2009English

Temperature-Compensated CMOS Ring Oscillator for Power-Management Circuits

Electronics Letters
Electronic EngineeringElectrical
2007English

IDDQDetectable Bridges in Combinational CMOS Circuits

VLSI Design
Electronic EngineeringComputer GraphicsHardwareElectricalArchitectureComputer-Aided Design
1997Spanish

Design Techniques for Gate-Leakage Reduction in CMOS Circuits

Spanish

Optimizing CMOS Circuits for Low Power Using Transistor Reordering

English

CMOS Analog Cubing Circuits for Radio-Over-Fiber Predistortion

English

High-Voltage Circuits for Power Management on 65 Nm CMOS

Advances in Radio Science
2015English

Estimation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2000English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy