Charge Recycling in Power-Gated CMOS Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems- United States

doi 10.1109/tcad.2008.2003297

Full Text

Abstract

Available in

Date

Authors

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

Temperature-Compensated CMOS Ring Oscillator for Power-Management Circuits

Electronics Letters
Electronic EngineeringElectrical
2007English

Optimizing CMOS Circuits for Low Power Using Transistor Reordering

English

High-Voltage Circuits for Power Management on 65 Nm CMOS

Advances in Radio Science
2015English

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

A New Statistical Method for Maximum Power Estimation in CMOS VLSI Circuits

Active and Passive Electronic Components
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2000English

A Charge Recycling Stacked I/O in Standard CMOS Technology for Wide TSV Data Bus

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2020English

An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits

International Journal of Computer Applications
2014English

Tradeoffs in Design of Low-Power Gated-Oscillator Clock and Data Recovery Circuits

Journal of Low Power Electronics
Electronic EngineeringElectrical
2007English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy