A Timing-Driven Soft-Macro Placement and Resynthesis Method in Interaction With Chip Floorplanning
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/43.752930
Full Text
Open PDFAbstract
Available in full text
Date
April 1, 1999
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)