The Mechanical Generation of Fault Trees for Reactive Systems via Retrenchment I: Combinational Circuits

Formal Aspects of Computing - United Kingdom
doi 10.1007/s00165-011-0202-7
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Science and Business Media LLC

Related search

Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG

Journal of Electronic Testing: Theory and Applications (JETTA)
Electronic EngineeringElectrical
2005English

Fourier Analysis-Based Automatic Test Pattern Generation for Combinational Circuits

2015English

Reducibility of Sequential Test Generation to Combinational Test Generation for Several Delay Fault Models

2003English

On the Use of Evolutionary Programming for Combinational Logic Circuits Design

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

Fault Trees for Decision Making in Systems Analysis

1975English

From Probabilistic Counterexamples via Causality to Fault Trees

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2011English

IDDQDetectable Bridges in Combinational CMOS Circuits

VLSI Design
Electronic EngineeringComputer GraphicsHardwareElectricalArchitectureComputer-Aided Design
1997English

Circuit of the Functional Control for Combinational Circuits Based on R-Code

Problems of advanced micro- and nanoelectronic systems development
2018English

Fault Residual Generation via Nonlinear Analytical Redundancy

IEEE Transactions on Control Systems Technology
ControlSystems EngineeringElectricalElectronic Engineering
2005English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy