Temperature Sensing Based Energy Efficient Vedic Multiplier Design Using Either Proportionality or Similarity

Gyancity Journal of Engineering and Technology
doi 10.21058/gjet.2015.1202
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Gyancity Research Consultancy

Related search

Implementation of Power Efficient Vedic Multiplier

International Journal of Computer Applications
2012English

Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics With Bit Reduction Technique

Circuits and Systems
2016English

Design of Vedic Multiplier Using SQRT Carry Select Adder (CSLA)

International Journal of MC Square Scientific Research
2017English

Design of an Optimized High Speed Multiplier Using Vedic Mathematics

Contemporary Engineering Sciences
Materials ScienceMutagenesisComputer NetworksFluid FlowCommunicationsEngineeringHealthTransfer ProcessesToxicologySocial Sciences
2014English

Energy-Efficient Approximate Multiplier Design Using Bit Significance-Driven Logic Compression

2017English

Capacitance Scaling Based Energy Efficient Vedic Divider Using Paravartya Yojayet on 28nm FGPA

Gyancity Journal of Engineering and Technology
2016English

Design and Implementation of High Speed 16x16 CMOS Vedic Multiplier

International Journal of Electrical, Electronics and Computers
2018English

Design of Area Efficient R2MDC FFT Using Optimized Complex Multiplier

International Journal of MC Square Scientific Research
2017English

An Energy-Efficient Transmission Approach Using Compressed Sensing

International Journal of Sensor Networks
ControlElectronic EngineeringComputer NetworksSystems EngineeringCommunicationsComputer Science ApplicationsElectrical
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy