Design and Implementation of Low-Power SFQ Circuits Using LR-load Biasing Technique

Physica C: Superconductivity and its Applications - Netherlands
doi 10.1016/j.physc.2006.05.095
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Elsevier BV

Related search

Design and Implementation of a Fully Asynchronous SFQ Microprocessor: SCRAM2

IEEE Transactions on Applied Superconductivity
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2007English

A New Approach to Biasing Design of Analog Circuits

2011English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

Implementation of Low Power Test Pattern Generator for Digital Integrated Circuits

International Journal of Hybrid Information Technology
Computer Science
2016English

Design and Implementation of Power and Area Efficient 3-Bit Flash ADC Using GDI Technique

International Journal of Computer Applications
2018English

Development of High-Speed and Low-Power Microprocessors Using Superconductive Circuits

IEEJ Transactions on Fundamentals and Materials
Electronic EngineeringElectrical
2008English

Design and Implementation of Low Power Delay Locked Loop Using Multiplexer Based Phase Frequency Detector

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2020English

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

Optimizing CMOS Circuits for Low Power Using Transistor Reordering

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy