Ambipolar Reduction Methodology for SOI Tunnel FETs in Low Power Applications: A Performance Report

International Journal of Recent Technology and Engineering - India
doi 10.35940/ijrte.e6271.018520
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP

Related search

Characterization and Modeling of LDMOS Power FETs for RF Power Amplifier Applications

2008English

Exploring SOI Device Structures and Interconnect Architectures for Low-Power High-Performance Circuits

IEE Proceedings - Computers and Digital Techniques
2002English

Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

Adaptive Control Methodology for High-Performance Low-Power VLSI Design

2009English

Representation of Heterostructure Electrically Doped Nanoscale Tunnel FET With Gaussian-Doping Profile for High-Performance Low-Power Applications

International Nano Letters
MedicineBioengineeringBiomedical EngineeringPharmaceutical Science
2018English

A Theoretical Study of Low Power Soi Technology

IOSR Journal of VLSI and Signal Processing
2013English

Negative Capacitance as Performance Booster for Tunnel FETs and MOSFETs: An Experimental Study

IEEE Electron Device Letters
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2017English

Double-Gate Fully-Depleted SOI Transistors for Low-Power High-Performance Nano-Scale Circuit Design

2001English

Optimum Bandgap and Supply Voltage in Tunnel FETs

IEEE Transactions on Electron Devices
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy