High Performance Systolic Array Core Architecture Design for DNA Sequencer

MATEC Web of Conferences - France
doi 10.1051/matecconf/201815006009
Full Text
Abstract

Available in full text

Date
Authors
Publisher

EDP Sciences

Related search

Efficient Systolic-Array Redundancy Architecture for Offline/Online Repair

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2020English

A Systolic Array Architecture for the Discrete Sine Transform

IEEE Transactions on Signal Processing
Electronic EngineeringSignal ProcessingElectrical
2002English

A Reconfigurable Systolic Array Architecture for Multicarrier Wireless Applications

English

A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

ISRN Bioinformatics
2012English

Design of Systolic Architecture Using Evolutionary Computation

International Journal of Trend in Scientific Research and Development
2018English

A Reconfigurable Systolic Array SoC Design for Multicarrier Wireless Applications

2008English

A Bus Architecture for Crosstalk Elimination in High Performance Processor Design

2006English

Virtual Systolic Array for QR Decomposition

2013English

Engine Architecture for High Efficiency at Small Core Size

Mechanical Engineering
Mechanical Engineering
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy