Optimal Processor Assignment for a Class of Pipelined Computations

IEEE Transactions on Parallel and Distributed Systems - United States
doi 10.1109/71.273050
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Optimal Synthesis of Processor Arrays With Pipelined Arithmetic Units

Parallel Processing Letters
HardwareTheoretical Computer ScienceArchitectureSoftware
1994English

A Digit Pipelined Dynamic Time Warp Processor.

1986English

A Pipelined, Multi-Processor Architecture for a Connectionless Server for Broadband ISDN.

English

Design and Implementation of a Ultra-High-Speed Pipelined FFT Processor

Transactions of the Society of Instrument and Control Engineers
1985English

Temperature-Aware Processor Frequency Assignment for MPSoCs Using Convex Optimization

2007English

Efficient Pipelined Broadcast With Monitoring Processing Node Status on a Multi-Core Processor

Mathematics
Mathematics
2019English

Nonserial Dynamic Programming for Optimal Register Assignment

RAIRO - Operations Research
Management ScienceComputer Science ApplicationsOperations ResearchTheoretical Computer Science
1983English

Optimal Assignment Kernels for Attributed Molecular Graphs

2005English

Optimal Patch Assignment for Statistically Constrained Texture Synthesis

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy