Amanote Research
Register
Sign In
Area Reduction on Interconnect Optimized Floorplan Using Deadspace Utilization
doi 10.1109/mwscas.2004.1354023
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
E.F.Y. Young
Publisher
IEEE
Related search
System Level Interconnect Design for Network-On-Chip Using Interconnect IPs
Design of Area Efficient R2MDC FFT Using Optimized Complex Multiplier
International Journal of MC Square Scientific Research
Reduction of Edge Effect on Disk Electrodes by Optimized Current Waveform
IEEE Transactions on Biomedical Engineering
Biomedical Engineering
Designing Application-Specific Networks on Chips With Floorplan Information
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
On Achieving Optimized Capacity Utilization in Application Overlay Networks With Multiple Competing Sessions
Study on the Lack of Cycling Utilization in Shijiazhuang Area
DEStech Transactions on Social Science, Education and Human Science
Personnel Utilization Technical Area 1981-1989
House Officer–Driven Reduction in Laboratory Utilization
Southern Medical Journal
Medicine
Nano/Cmos Architectures Using a Field-Programmable Nanowire Interconnect
Nanotechnology
Mechanics of Materials
Electronic Engineering
Mechanical Engineering
Materials Science
Nanoscience
Electrical
Bioengineering
Nanotechnology
Chemistry
