Design of Reliable and Efficient Flip-Flops for Subthreshold Operation Using Multi-Threshold MOSFETs and Transistor Sizing Technique

doi 10.22215/etd/2015-10740
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University

Related search

Designing Faster CMOS Subthreshold Circuits Using Transistor Sizing and Paralled Transistor Stacks

English

Subthreshold CMOS Logic Design Using Parallel Transistor Stacks

English

A New Design of Double Edge Triggered Flip-Flops

English

Molecular Mechanism for Lipid Flip-Flops

Journal of Physical Chemistry B
SurfacesTheoretical ChemistryMaterials ChemistryFilmsMedicineCoatingsPhysical
2007English

What Drives Climate Flip-Flops?

Science
MultidisciplinaryPhilosophy of ScienceHistory
2009English

Double-Edge-Triggered Flip-Flops

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1981English

Efficient Cache Architectures for Reliable Hybrid Voltage Operation Using EDC Codes

2013English

Configuring Flip-Flops to BIST Registers

English

Comparitive Analysis of Power Optimization Using Mtcmos, Transistor Sizing & Combined Technique on 180nm Technology

IOSR journal of VLSI and Signal Processing
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy