Comparitive Analysis of Power Optimization Using Mtcmos, Transistor Sizing & Combined Technique on 180nm Technology

IOSR journal of VLSI and Signal Processing
doi 10.9790/4200-04311623
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IOSR Journals

Related search

Performance Analysis of N-Type Gated Diode Three-Transistor DRAM in 180nm Technology

HELIX
2018English

Gate Level Transistor Sizing by Nonlinear Optimization.

English

Low Power Folding and Interpolating Analog to Digital Converter Using 180nm Technology

International Journal of Advance Engineering and Research Development
2014English

Designing Faster CMOS Subthreshold Circuits Using Transistor Sizing and Paralled Transistor Stacks

English

Investigation of Fast Switched CMOS Inverter Using 180nm VLSI Technology

International Journal of Computer Applications
2012English

Minimize Power Loss Using Particle Swarm Optimization Technique

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY
2019English

Transistor Sizing for Radiation Hardening

English

Gate Sizing for Constrained Delay/Power/Area Optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
1997English

Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits

VLSI Design
Electronic EngineeringComputer GraphicsHardwareElectricalArchitectureComputer-Aided Design
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy