Amanote Research
Register
Sign In
Subthreshold CMOS Logic Design Using Parallel Transistor Stacks
doi 10.22215/etd/2011-09310
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Manmit Muker
Publisher
Carleton University
Related search
Designing Faster CMOS Subthreshold Circuits Using Transistor Sizing and Paralled Transistor Stacks
Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic Engineering
Computer Graphics
Signal Processing
Applied Mathematics
Electrical
Computer-Aided Design
Delay Analysis of Half Subtractor Using CMOS and Pass Transistor Logic
International Journal of Computer Applications
CMOS-based Carbon Nanotube Pass-Transistor Logic Integrated Circuits
Nature Communications
Astronomy
Genetics
Molecular Biology
Biochemistry
Chemistry
Physics
Design of CMOS Op Amps Using Adaptive Modeling of Transistor Parameters
Journal of Semiconductor Technology and Science
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Parallel, Asynchronous, Fuzzy Logic Systems Realized in CMOS Technology
Advances in Computational Mathematics
Computational Mathematics
Applied Mathematics
Low-Power Design of Adiabatic Dynamic CMOS Logic Using Parasitic Capacitance of 0.18μm Standard CMOS Model
Leakage Current Reduction Using Subthreshold Source-Coupled Logic
IEEE Transactions on Circuits and Systems II: Express Briefs
Electronic Engineering
Electrical
Design and Optizimation of Fast Adder Circuits Using Mixed CMOS Logic Styles
