Multi-Level Simulation Platform of Network-On-Chip forDesign Space Exploration

International Journal of Machine Learning and Computing - Singapore
doi 10.7763/ijmlc.2011.v1.75
Full Text
Abstract

Available in full text

Date
Authors
Publisher

EJournal Publishing

Related search

A Multi-Chip Data Acquisition System Based on a Heterogeneous System-On-Chip Platform

Springer proceedings in physics
High Energy PhysicsNuclear
2018English

Optimal Repairman Assignment in Multi-Level Repair Network for Weapon System Based on Multi-Agent Simulation

DEStech Transactions on Computer Science and Engineering
2018English

Research of Cognitive Radio Network Simulation Platform Based on NS3

Hans Journal of Wireless Communications
2017English

Construction of Network Comprehensive Experimental Platform Based on Virtual Simulation

2019English

Adaptive Zone-Aware Multi-Bank on Chip Last Level L2 Cache Partitioning for Chip Multiprocessors

International Journal of Computer Applications
2010English

Integrating Skin and Vasculature in a Multi-Organ-Chip Platform

BMC Proceedings
BiochemistryMedicineGeneticsMolecular Biology
2015English

Statistical Simulation of Chip Multiprocessors Running Multi-Program Workloads

2007English

System Level Interconnect Design for Network-On-Chip Using Interconnect IPs

2003English

A Parallelized Implementation of Turbo Decoding Based on Network on Chip Multi - Core Processor

Journal of Engineering Science and Technology Review
Engineering
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy