High-Speed and Low-Power D-Ff Employing MOBILEs (Monostable-Bistable Transition Logic Elements)

doi 10.7567/ssdm.1997.d-9-2
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Japan Society of Applied Physics

Related search

Limited Switch Dynamic Logic Circuits for High-Speed Low-Power Circuit Design

IBM Journal of Research and Development
Computer Science
2006English

Low-Power High-Speed Threshold Logic and Its Application to the Design of Novel Carry Lookahead Adders

2001English

Low Power High Speed SQRT Carry Select Adder

IOSR journal of VLSI and Signal Processing
2012English

Low Power High Speed Ternary Content Addressable Memory

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

High-Speed, Low-Power Optical Modulators in Silicon

2013English

High-Efficiency Low-Power Flash ADC for High-Speed Transceivers

CVR Journal of Science & Technology
2013English

Enhanced Macromodels of High-Speed Low-Power Differential Drivers

2016English

Design Issues in Low-Voltage High-Speed Current-Mode Logic Buffers

2003English

Design of Low Power High Speed D-Latch Using Stacked Inverter and Sleep Transistor at 32nm CMOS Technology

International Journal of Trend in Scientific Research and Development
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy