Low-Power Charge-Sharing ROM Using Dummy Bit Lines

Electronics Letters - United Kingdom
doi 10.1049/el:20030706
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institution of Engineering and Technology (IET)

Related search

Design of Low Power 8-Bit Shift Register Using PFF

International Journal of Emerging Engineering Research and Technology
2017English

Power and Area Efficient Sub-Threshold 6T SRAM With Horizontal Local Bit-Lines and Bit-Interleaving

English

A 6-Bit 2gs/S Low Power Flash ADC

International Journal of Engineering and Technology
2012English

Design of Low Power SRAM Using Hierarchical Divided Bit-Line Approach in 180-Nm Technology

International Journal of Engineering Research and
2016English

A 3-Bit 10-MSps Low Power CMOS Flash ADC

Communications on Applied Electronics
2018English

Design of Low Power High Performance 32 Bit Alu Using Different Adders in 45nm Technology

International Journal of Advance Engineering and Research Development
2017English

A Novel Power Analysis Attack Resilient Adiabatic Logic Without Charge Sharing

2017English

Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes

ACM SIGARCH Computer Architecture News
2010English

Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes

2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy