Gate Sizing for Constrained Delay/Power/Area Optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/92.645073
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

A Power Optimization Method Considering Glitch Reduction by Gate Sizing

1998English

Gate Level Transistor Sizing by Nonlinear Optimization.

English

A Joint Gate Sizing and Buffer Insertion Method for Optimizing Delay and Power in CMOS and BiCMOS Combinational Logic

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1998English

Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings

1999English

Delay-Constrained Scheduling: Power Efficiency, Filter Design, and Bounds

English

Area Optimization Using Structural Modeling for Gate Level Implementation of SPI for Microcontroller

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

Power and Area Optimization for Multiple Restricted Multiplication

English

Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

Modeling and Sizing Optimization of Hybrid Photovoltaic/Wind Power Generation System

Journal of Industrial Engineering International
IndustrialManufacturing Engineering
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy