Gate Sizing for Constrained Delay/Power/Area Optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/92.645073
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search