Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Dr. Pradip C. Bhaskar
Processor Design Using 32 Bit Single Precision Floating Point Unit
International Journal of Trend in Scientific Research and Development
Related publications
Design of FPGA Based 32-Bit Floating Point Arithmetic Unit and Verification of Its VHDL Code Using MATLAB
International Journal of Information Engineering and Electronic Business
ASIC Implementation of 32 and 64 Bit Floating Point ALU Using Pipelining
International Journal of Computer Applications
Design and Implementation of Floating Point FFT Processor Using VHDL
IOSR Journal of VLSI and Signal Processing
32-Bit MIPS RISC Processor
International Journal for Research in Applied Science and Engineering Technology
Implementation and Design of 32 Bit Floating-Point ALU on a Hybrid FPGA-ARM Platform
An Efficient Multiple Precision Floating-Point Multiply-Add Fused Unit
Microelectronics Journal
8 Bit Single Cycle Processor
INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING & TECHNOLOGY
Design and Implementation of Synthesizable 32-Bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL
Nepal Journal of Science and Technology
Configurable Architecture for Double/Two-Parallel Single Precision Floating Point Division