Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Filippo Borlenghi
A 2.78 Mm2 65 Nm CMOS Gigabit MIMO Iterative Detection and Decoding Receiver
Related publications
40 Gop/S/Mm2 Fixed-Point Operators for Brain Computer Interface in 65 Nm CMOS
A 40-Gb/S Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-Nm CMOS
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
Complexity Reduced MIMO Interleaved SC-FDMA Receiver With Iterative Detection
International Journal of Communications, Network and System Sciences
Erratum To: Folded Down-Conversion Mixer for a 60 GHz Receiver Architecture in 65-Nm CMOS Technology
Frontiers of Information Technology and Electronic Engineering
Electronic Engineering
Signal Processing
Computer Networks
Hardware
Communications
Electrical
Architecture
Low-Complexity Iterative Detection and Decoding in Finite Geometry LDPC-coded MIMO Systems
Parallel Decoding for Lattice Reduction-Aided MIMO Receiver
Turkish Journal of Electrical Engineering and Computer Sciences
Electronic Engineering
Electrical
Computer Science
Design of a Very Low-Power, Low-Cost 60 GHz Receiver Front-End Implemented in 65 Nm CMOS Technology
International Journal of Microwave and Wireless Technologies
Electronic Engineering
Electrical
Iterative Sparse Channel Estimation and Decoding for Underwater MIMO-OFDM
Eurasip Journal on Advances in Signal Processing
Hardware
Electronic Engineering
Signal Processing
Electrical
Architecture
Detection and Iterative Decoding of a 2D Alphabetic Barcode