Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Jaddu MallikharjunaReddy
An Area Efficient and High Speed Reversible Multiplier Using NS Gate
International Journal of Engineering Research and Applications
Related publications
A New Design of Multiplier Using Modified Booth Algorithm and Reversible Gate Logic
International Journal of Computer Applications Technology and Research
Design of an Optimized High Speed Multiplier Using Vedic Mathematics
Contemporary Engineering Sciences
Materials Science
Mutagenesis
Computer Networks
Fluid Flow
Communications
Engineering
Health
Transfer Processes
Toxicology
Social Sciences
Speed and Area Analysis on Hierarchy Multiplier
EPJ Web of Conferences
Astronomy
Physics
An Area-Efficient and High Speed Multiplexer for Battery Monitor System
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics With Bit Reduction Technique
Circuits and Systems
Design of Area Efficient R2MDC FFT Using Optimized Complex Multiplier
International Journal of MC Square Scientific Research
Area-Delay Efficient Flipping 2-D DWT Structure Using PEB Booth Multiplier
International Journal of Computer Applications
High Speed Area Efficient FFT Using Modified SQRT CSLA and 5:3 & 9:4 Compressor
IJIREEICE
Design of Booth Multiplier Using Double Gate MOSFET
International Journal of Computer Applications
