Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Joey Y. Lin
Placement-Driven Technology Mapping for LUT-based FPGAs
Related publications
Fast Timing-Driven Partitioning-Based Placement for Island Style FPGAs
Architecture-Adaptive Routability-Driven Placement for FPGAs
LUT Based Generalized Parallel Counters for State - Of - Art FPGAs
Electronics
Electronic Engineering
Electrical
Chortle-Crf: Fast Technology Mapping for Lookup Table-Based FPGAs
A Novel Approach to Minimizing Reconfiguration Cost for LUT-based FPGAs
Performance Driven Technology Mapping for Cell Generators.
An Integrated Algorithm for Combined Placement and Libraryless Technology Mapping
Graph-Based Approaches to Placement of Processing Element Networks on FPGAs for Physical Model Simulation
ACM Transactions on Reconfigurable Technology and Systems
Computer Science
A Practical FPGA-based LUT-predistortion Technology for Switch-Mode Power Amplifier Linearization
