Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by K. Jasrotia
Stacked FSMD: A Power Efficient Micro-Architecture for High Level Synthesis
Related publications
A Novel Scan Architecture for Power-Efficient, Rapid Test
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
IPStash: A Power-Efficient Memory Architecture for IP-lookup
Architecture-Level Synthesis for Automatic Interconnect Pipelining
Performance Analysis of High Efficient and Low Power Architecture for Fuzzy Based Image Fusion
American Journal of Applied Sciences
Multidisciplinary
Architecture Level Power-Performance Tradeoffs for Pipelined Designs
Hybrid Stacked Memory Architecture for Energy Efficient Embedded Chip-Multiprocessors Based on Compiler Directed Approach
Modeling of a Layered Architecture for Efficient Operation of Intelligent Power System
International Journal of Engineering Research and
Power Constrained High-Level Synthesis of Battery Powered Digital Systems
An Agent-Based DDM for High Level Architecture
