Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Neetika Yadav
Design and Implementation of Power and Area Efficient 3-Bit Flash ADC Using GDI Technique
International Journal of Computer Applications
Related publications
Design & Implementation of 3-Bit High Speed Flash ADC for Wireless LAN Applications
IJARCCE
A 3-Bit 10-MSps Low Power CMOS Flash ADC
Communications on Applied Electronics
A 6-Bit 2gs/S Low Power Flash ADC
International Journal of Engineering and Technology
Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique
SSRN Electronic Journal
Design of 8 Bit Interpolating Flash ADC Based on CMOS Technology
DEStech Transactions on Materials Science and Engineering
A 5-Bit 5 Gs/S Flash ADC Using Multiplexer-Based Decoder
Turkish Journal of Electrical Engineering and Computer Sciences
Electronic Engineering
Electrical
Computer Science
A 16-Bit High-Speed Multiplier Design Based on Karatsuba Algorithm and Urdhva-Tiryagbhyam Theorem Using Modified Gdi Cells for Low Power and Area Constraints
ICTACT Journal on Microelectronics
Reconfigurable and Versatile Bilrc Architecture Design With an Area and Power Efficient Technique
International Journal of Research in Engineering and Technology
Design and Performance Analysis of Various Adders and Multipliers Using GDI Technique
International Journal of VLSI Design & Communication Systems
