Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by O. Garnica
Reducing Power of Functional Units in High-Performance Processors by Checking Instruction Codes and Resizing Adders
IET Computers and Digital Techniques
Hardware
Electronic Engineering
Electrical
Architecture
Software
Related publications
Trends in High-Performance Processors
Design of Low Power High Performance 32 Bit Alu Using Different Adders in 45nm Technology
International Journal of Advance Engineering and Research Development
Toward Kilo-Instruction Processors
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
Instruction Scheduling for Instruction Level Parallel Processors
Proceedings of the IEEE
Electronic Engineering
Electrical
Computer Science
GALS-based LPSP: Performance Analysis of a Novel Architecture for Low Power High Performance Security Processors
International Journal of Networking and Computing
Power Estimation on Functional Level for Programmable Processors
Advances in Radio Science
Temperature Aware Design for High Performance Processors
Pipelined Adders for Ultralow-Power Wearables
Turkish Journal of Electrical Engineering and Computer Sciences
Electronic Engineering
Electrical
Computer Science
Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes
ACM SIGARCH Computer Architecture News
