Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Y. Y. Chiu
Random Interface-Traps-Induced Characteristic Fluctuation in 16-Nm High-K/Metal Gate CMOS Device and Digital Circuit
Related publications
Intermodulation Linearity in High-K/Metal Gate 28 Nm RF CMOS Transistors
Electronics (Switzerland)
Control
Electronic Engineering
Signal Processing
Computer Networks
Systems Engineering
Hardware
Communications
Electrical
Architecture
The Improvement of Reliability of High-K/Metal Gate pMOSFET Device With Various PMA Conditions
Active and Passive Electronic Components
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
High Performance High-Κ/Metal Gate Complementary Metal Oxide Semiconductor Circuit Element on Flexible Silicon
Applied Physics Letters
Astronomy
Physics
Recent Trends in CMOS Reliability: From Individual Traps to Circuit Simulations
Mitigation of CMOS Variability With Metal Gate
Interface Properties Study on SiC MOS With High-K Hafnium Silicate Gate Dielectric
AIP Advances
Nanotechnology
Astronomy
Physics
Nanoscience
180 Nm Metal Gate, High-K Dielectric, Implant-Free III–V MOSFETs With Transconductance of Over 425 [Micro Sign]S∕[micro Sign]m
Electronics Letters
Electronic Engineering
Electrical
OTA-based High Frequency CMOS Multiplier and Squaring Circuit
A Fast Lock-In All-Digital Phase-Locked Loop in 40-Nm CMOS Technology
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
