Amanote Research
Register
Sign In
Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines
doi 10.1109/isca.2002.1003571
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
K. Barr
M. Hampton
K. Asanovic
Publisher
IEEE Comput. Soc
Related search
Leakage Current Reduction Using Subthreshold Source-Coupled Logic
IEEE Transactions on Circuits and Systems II: Express Briefs
Electronic Engineering
Electrical
Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques
Journal of Engineering Research
Engineering
Redundancy and Information Leakage in Fine-Grained Access Control
Dynamic Thermal Management Considering Accurate Temperature-Leakage Interdependency
Design Techniques for Gate-Leakage Reduction in CMOS Circuits
A New Technique for Leakage Power Reduction in CMOS Circuit by Using DSM
International Journal of Computer Applications
Interslice Leakage Artifact Reduction Technique for Simultaneous Multislice Acquisitions
Magnetic Resonance in Medicine
Nuclear Medicine
Radiology
Imaging
Data Leakage Quantification
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Leakage Power Minimization Using IVC Based GSA
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
