A New Technique for Leakage Power Reduction in CMOS Circuit by Using DSM

International Journal of Computer Applications
doi 10.5120/ijca2017915459
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Leakage Power Reduction by Using Sleep Switches in Domino Logic Circuit Design in DSM Technology

International Journal of Computer Applications
2016English

Techniques for Sub-Threshold Leakage Reduction in Low Power CMOS Circuit Designs

International Journal of Computer Applications
2014English

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits

International Journal of Computer Applications
2014English

Design Techniques for Gate-Leakage Reduction in CMOS Circuits

English

Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits

English

Ultralow-Power CMOS/SOI Circuit Technology

IEEJ Transactions on Electronics, Information and Systems
Electronic EngineeringElectrical
2006English

Minimizing Power Consumption in CMOS Full Subtractor Using SVL Technique

International Journal of Computer Applications
2015English

Sensitivity Analysis of a Magnetic Circuit for Non-Destructive Testing by the Magnetic Flux Leakage Technique

2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy