Leakage Current Reduction Using Subthreshold Source-Coupled Logic

IEEE Transactions on Circuits and Systems II: Express Briefs - United States
doi 10.1109/tcsii.2009.2019167
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques

Journal of Engineering Research
Engineering
2017English

Subthreshold CMOS Logic Design Using Parallel Transistor Stacks

English

Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits

2007English

Leakage Power Reduction by Using Sleep Switches in Domino Logic Circuit Design in DSM Technology

International Journal of Computer Applications
2016English

Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines

English

Gate Leakage Reduction by Clocked Power Supply of Adiabatic Logic Circuits

Advances in Radio Science
2005English

Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits

English

Modelling and Optimization of Subthreshold Leakage Current in Low-Power, Silicon-Based, Complementary Metal Oxide Semiconductor (Cmos) Devices

International Journal of Engineering Applied Sciences and Technology
2019English

Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic EngineeringComputer GraphicsSignal ProcessingApplied MathematicsElectricalComputer-Aided Design
2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy