Flexible, Cost-Efficient, High-Throughput Architecture for Layered LDPC Decoders With Fully-Parallel Processing Units

doi 10.1109/dsd.2016.33
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

A Novel Architecture for Elementary-Check-Node Processing in Nonbinary LDPC Decoders

IEEE Transactions on Circuits and Systems II: Express Briefs
Electronic EngineeringElectrical
2017English

Energy-Efficient Data Representation in LDPC Decoders

Electronics Letters
Electronic EngineeringElectrical
2006English

Conditional Termination Check Min-Sum Algorithm for Efficient LDPC Decoders

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2015English

LDPC Decoders With Informed Dynamic Scheduling

IEEE Transactions on Communications
Electronic EngineeringElectrical
2010English

Augmented Decoders for LDPC Codes

Eurasip Journal on Wireless Communications and Networking
Computer NetworksComputer Science ApplicationsSignal ProcessingCommunications
2018English

A Parallel-Layered Belief-Propagation Decoder for Non-Layered LDPC Codes

Journal of Communications
Electronic EngineeringElectrical
2010English

A Flexible LDPC/Turbo Decoder Architecture

Journal of Signal Processing Systems
ControlSystems EngineeringInformation SystemsSignal ProcessingSimulationHardwareArchitectureModelingTheoretical Computer Science
2010English

Parallel Interleaver Architecture With New Scheduling Scheme for High Throughput Configurable Turbo Decoder

2013English

VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes

2007English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy