Amanote Research
Register
Sign In
Analysis of Double Gate Tunneling FET Characteristics for Low Power Designs Suppression
doi 10.15242/iie.e0815005
Full Text
Open PDF
Abstract
Available in
full text
Date
August 7, 2015
Authors
Unknown
Publisher
International Institute of Engineers
Related search
Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications
International Journal of Engineering and Technology(UAE)
Architecture
Hardware
Engineering
Chemical Engineering
Biotechnology
Environmental Engineering
Computer Science
Low Power Current-Mode Threshold Logic Gate Using Nano-Technology Double-Gate MOSFETs
The International Conference on Electrical Engineering
Fin-Fet Technology for Ultra Low Power Design
International Journal on Intelligent Electronic Systems
Comparative Analysis of Low Power 10T and 14T Full Adder Using Double Gate MOSFET at 45nm Technology
International Journal of Computer Applications
Design of Low Power Novel Gate
International Journal of Advances in Signal and Image Sciences
Double-Gate Fully-Depleted SOI Transistors for Low-Power High-Performance Nano-Scale Circuit Design
Design and Analysis of Gate All Around Tunnel FET Based Ring Oscillator Circuit
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits
Analysis of Gate Drivers for Overvoltage Suppression in Matrix Converters for Integrated Drives
Scientific Journal of Riga Technical University. Power and Electrical Engineering
