Robust On-Chip Bus Architecture Synthesis for MPSoCs Under Random Tasks Arrival

doi 10.1109/aspdac.2008.4484022
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

On-Chip Bus Architecture Optimization for Multi-Core SoC Systems

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2007English

BMSYN: Bus Matrix Communication Architecture Synthesis for MPSoC

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2007English

FABSYN: Floorplan-Aware Bus Architecture Synthesis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2006English

RCBus: Row-Column Bus Topology for Optical Network-On-Chip

Elektronika ir Elektrotechnika
Electronic EngineeringElectrical
2012English

Multithreshold Voltage Technology for Low Power Bus Architecture

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2000English

ATree-based Topology Synthesis for On-Chip Network

2011English

A Parallel Connected Component Labeling Architecture for Heterogeneous Systems-On-Chip

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2020English

Network-On-Chip Aware Scheduling of Hard-Real-Time Tasks

2014English

Scalability of Network-On-Chip Communication Architecture for 3-D Meshes

2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy