Amanote Research
Register
Sign In
Robust On-Chip Bus Architecture Synthesis for MPSoCs Under Random Tasks Arrival
doi 10.1109/aspdac.2008.4484022
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2008
Authors
Sujan Pandey
Rolf Drechsler
Publisher
IEEE
Related search
On-Chip Bus Architecture Optimization for Multi-Core SoC Systems
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
BMSYN: Bus Matrix Communication Architecture Synthesis for MPSoC
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
FABSYN: Floorplan-Aware Bus Architecture Synthesis
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
RCBus: Row-Column Bus Topology for Optical Network-On-Chip
Elektronika ir Elektrotechnika
Electronic Engineering
Electrical
Multithreshold Voltage Technology for Low Power Bus Architecture
IFIP Advances in Information and Communication Technology
Computer Networks
Information Systems
Management
Communications
ATree-based Topology Synthesis for On-Chip Network
A Parallel Connected Component Labeling Architecture for Heterogeneous Systems-On-Chip
Electronics (Switzerland)
Control
Electronic Engineering
Signal Processing
Computer Networks
Systems Engineering
Hardware
Communications
Electrical
Architecture
Network-On-Chip Aware Scheduling of Hard-Real-Time Tasks
On-Chip Timing Measurement Architecture With Femtosecond Resolution
Electronics Letters
Electronic Engineering
Electrical
