Optimal Synthesis of Processor Arrays With Pipelined Arithmetic Units

Parallel Processing Letters - Singapore
doi 10.1142/s0129626494000314
Full Text
Abstract

Available in full text

Date
Authors
Publisher

World Scientific Pub Co Pte Lt

Related search

Optimal Processor Assignment for a Class of Pipelined Computations

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
1994English

The Reconfigurable Arithmetic Processor

ACM SIGARCH Computer Architecture News
1988English

A Digit Pipelined Dynamic Time Warp Processor.

1986English

Jacobi-Specific Processor Arrays

English

CORDIC Arithmetic for an SVD Processor

1987English

Efficient Pipelined Broadcast With Monitoring Processing Node Status on a Multi-Core Processor

Mathematics
Mathematics
2019English

Optimal Synthesis of Thinned Arrays Utilizing Fast Fourier Transform Technique

Progress In Electromagnetics Research M
OpticalElectronicCondensed Matter PhysicsMagnetic Materials
2018English

A Fault-Tolerant Permutation Network Modulo Arithmetic Processor

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
1994English

Design and Implementation of a Ultra-High-Speed Pipelined FFT Processor

Transactions of the Society of Instrument and Control Engineers
1985English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy