Design, Analysis and Modeling of the Effect of the Phase Detector in Digital Phase-Locked Loops

doi 10.22215/etd/2016-11408
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University

Related search

Nonlinear Analysis and Design of Phase-Locked Loops

2009English

All-Digital RF Phase-Locked Loops Exploiting Phase Prediction

IPSJ Transactions on System LSI Design Methodology
Electronic EngineeringComputer Science ApplicationsElectrical
2014English

Synchronized State in Networks of Digital Phase-Locked Loops

2010English

Determination of the Behaviour of Self-Sampled Digital Phase-Locked Loops

2010English

Phase-Locked Loops

1996English

Fractional Spur Suppression in All-Digital Phase-Locked Loops

2015English

Spur Reduction Techniques for Phase-Locked Loops Exploiting a Sub-Sampling Phase Detector

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2010English

Moving Average Filter Based Phase-Locked Loops: Performance Analysis and Design Guidelines

IEEE Transactions on Power Electronics
Electronic EngineeringElectrical
2014English

Almost Global Stability of Phase-Locked Loops

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy