Universal Rotate Invert Bus Encoding for Low Power VLSI

International Journal of VLSI Design & Communication Systems

doi 10.5121/vlsic.2012.3409

Full Text

Abstract

Available in

Date

Authors

Publisher

Academy and Industry Research Collaboration Center (AIRCC)

Related search

Irredundant Address Bus Encoding for Low Power

English

Low Power Address Bus Encoding Using Loop Prediction

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2014English

Bus Encoding Architecture for Low-Power Implementation of an AMBA-based SoC Platform

IEE Proceedings - Computers and Digital Techniques
2002English

Power-Optimal Encoding for a DRAM Address Bus

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2002English

Reduction of Bus Transitions With Partial Bus-Invert Coding

Electronics Letters
Electronic EngineeringElectrical
1998English

Low Power VLSI Compressors for Biomedical Applications

2014English

Adiabatic Logic Circuits for Low Power VLSI Applications

International Journal of Science and Research (IJSR)
2016English

Analysis of Leakage Power Reduction Techniques for Low Power VLSI Design

International Journal of Computer Applications
2013English

Multithreshold Voltage Technology for Low Power Bus Architecture

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2000English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy